USB 2.0 PHY for SoC Designs | Cadence IP
DWTB: USB High Speed Inter-Chip (HSIC) IP: What is it? And why should I use it?
USB 2.0/HSIC PHY (Host/Device/OTG/Hub) - IP Solution - INNOSILICON
USB 2.0 PHY IP core | Arasan Chip Systems
USB PHY component and interface between digital and analog parts... | Download Scientific Diagram
c++ - stm32 timing ULPI interface - Stack Overflow
Soft Mixed Signal Corporation USB 2.0 PHY IP Cores
USB 2.0 Device Controller IP Core (USB20SF)
ASMedia Demos USB 3.2 Gen 2x2 PHY, USB 3.2 Controller Due in 2019
ULPI - Kcchao
High Speed Inter-CHIP USB 2.0 PHY | Arasan Chip Systems
Archimago's Musings: MEASUREMENTS: Computer USB port noise, USB hubs and the 8kHz PHY Microframe Packet Noise
Chip controls up to seven USB-C ports, and Power Delivery
TUSB1210 data sheet, product information and support | TI.com
Physical layer - Wikipedia
EETimes - New FPGA-based USB 3.0 SuperSpeed Device Controller From SLS
USB 2.0 PHY IP Core Device Host OTG Hub in TSMC, 28HPC, 40LP /LL, UMC, 40LP, 28HPC, SMIC 14SF, SF, 55LL, 40LL - T2M-IP
XR2280x Hi-Speed USB to 10/100 Ethernet Bridge ICs - MaxLinear | Mouser
DWTB: USB High Speed Inter-Chip (HSIC) IP: What is it? And why should I use it?
Standalone USB Transceiver Chip - EEWeb
MB86C311A TQFP-64 chip with hardware AES USB 3.0 PHY (Device) USB 3.0 IC | eBay
Mixed-Signal Verification for USB 2.0 Physical Layer IP
USB 2.0 extender control chipCH317 - NanjingQinhengMicroelectronics
Usb3300 High Speed Usb Host Device Or Otg Phy 2.0 3.3v T/r 32-pin Qfn Ep Ic Chip Usb3300-ezk-tr - Buy Usb3300-ezk-tr,Usb3300,Usb3300 High Speed Usb Host Device Or Otg Phy 2.0 3.3v T/r
USB Communicator
Difference between USB and ULPI - Electrical Engineering Stack Exchange
USB 2.0 Full High Speed Solution | NXP Semiconductors
USB 3.0/2.0 Combo PHY IP for SoC Designs | Cadence IP
HSIC USB 2.0 PHY IP
USB 3.0 PHY for SoC Designs | Cadence IP
